

IOB.04!:	2(1)
IOB.05:	3(1)
IOB.05!:	2(1)
IOB.06:	3(1)
IOB.06!:	2(1)
IOB.07:	3(1)
IOB.07!:	2(1)
IOB.08:	3(1)
IOB.08!:	2(1)
IOB.09:	3(1)
IOB.09!:	2(1)
IOB.10:	3(1)
IOB.10!:	2(1)
IOB.11:	3(1)
IOB.11!:	2(1)
IOB.12:	3(1)
IOB.12!:	2(1)
IOB.13:	3(1)
IOB.13!:	2(1)
IOB.14:	3(1)
IOB.14!:	2(1)
IOB.15:	3(1)
IOB.15!:	2(1)
IOB.16:	3(1)
IOB.16!:	2(1)
IOB.17:	3(1)
IOB.17!:	2(1)
IOBParityErr:	11(1) 17(2) 18(1)
IOHold!:	36(1)
IOin'!:	4(1)
IOout'!:	4(1)
IOReset!:	4(1)
LastRamAddr':	8(1) 9(1)
LdSubSector0':	11(1) 12(1)
LdSubSector1':	11(1) 12(1)
LdSubSector2':	11(1) 12(1)
LdSubSector3':	11(1) 12(1)
LoadCnt':	9(2)
LoadTag:	9(1) 18(1)
LoopBack:	3(1) 34(2) 38(1)
MemSH'!:	4(1)
MidasEn.01T.02F.03F.04F':	1(1)
MidasEn.05F':	1(1) 18(8)
MidasEn.05T':	1(1) 18(2) 37(6)
MufAd.1:	1(1)
MufAd.2:	1(1)
MufAd.3:	1(1)
MufAd.4:	1(1)
MufAdr.06:	1(2)
MufAdr.07:	1(2)
MufAdr.08:	1(2)
MufAdr.09:	1(1) 18(10) 37(6)
MufAdr.10:	1(1) 18(10) 37(6)
MufAdr.11:	1(1) 18(10) 37(6)
MufAdr<IOB':	1(2) 17(2)
MufData:	1(1) 3(1)
MufData'!:	1(1) 3(1)
MuxData0:	1(1) 18(2)
MuxData1:	1(1) 18(2)
MuxData2:	1(1) 18(1) 37(1)
MuxData3:	1(1) 18(1) 37(1)
MuxData4:	1(1) 18(1) 37(1)
MuxData5:	1(1) 18(1) 37(1)
MuxData6:	1(1) 18(1) 37(1)
MuxData7:	1(1) 18(1) 37(1)
Next.0!:	36(1)
Next.1!:	36(1)
Next.2!:	36(1)
Next.3!:	36(1)
Next=EthRx?:	28(1) 36(2)
Next=EthTx?:	29(1) 36(1)
Next=EthTx?'!:	36(2)
NextBlock:	9(1) 18(1)
NextBlockCl:	8(2) 9(1)
NotOnLine:	11(2) 18(1)
NotReady:	11(2) 17(1) 18(1)

NotReady':	8(1)	11(1)			
NotSelected:	11(1)	12(1)	13(1)	18(1)	
NoWakeups:	3(1)	28(1)	29(1)	34(1)	38(1)
OS0:	12(1)	20(1)			
OS1:	12(1)	20(1)			
OS2:	12(1)	20(1)			
OS3:	12(1)	20(1)			
OutPar.16:	15(2)				
OutPar.17:	15(2)				
OutRegC1'A:	15(4)				
OutRegC1'A%:	19(1)				
OutRegC1'C:	14(1)				
OutRegC1'C%:	19(1)				
OutRegFull:	14(3)	18(1)			
OutRegFull':	14(3)	17(1)			
OutRegWrite':	14(1)	19(1)			
PDCarrier:	24(1)	25(1)	32(1)	37(1)	
PDCnt.0:	24(1)	37(1)			
PDCnt.1:	24(1)	37(1)			
PDCnt.2:	24(1)	37(1)			
PDCnt.3:	24(1)	37(1)			
PDCntCtrl:	24(1)	37(1)			
PDEvent.0:	24(1)	25(1)	37(1)		
PDEvent.1:	24(1)	25(1)	37(1)		
PDInput:	24(1)	34(1)			
PDNew:	24(1)	37(1)			
PDOld:	24(1)	37(1)			
Pendulum!:	31(1)				
PEOutput:	33(1)	34(1)	37(1)		
PreBitClock:	10(1)	19(1)			
PreBitClock':	19(1)				
PreClock0'A:	19(1)				
PreClock0'A%:	4(1)				
PreClock0'B:	35(1)				
PreClock0'B%:	4(1)				
PreClock0'D:	35(1)				
PreClock0'D%:	4(1)				
PreClock1'Ba:	35(3)				
PreClock1'Ba%:	4(1)				
PreClock1'Bb:	35(3)				
PreClock1'Bb%:	4(1)				
PreClock1'Ca:	19(4)				
PreClock1'Ca%:	4(1)				
PreClock1'Cb:	19(3)				
PreClock1'Cb%:	4(1)				
PreClock1'D:	35(3)				
PreClock1'D%:	4(1)				
PrePreBitClock:	13(1)	17(1)			
PrePreBitClock':		19(2)			
PrePreBitClock'%:		13(1)			
PrePreClock'%:	4(1)				
PreReadData:	13(1)	17(1)			
PreSHCP':	1(1)				
PreSHCP'%:	4(1)				
Prev=EthRx:	28(1)	36(1)			
Prev=EthTx:	29(1)	36(1)			
PromA4:	9(2)				
PromA4':	9(3)				
R0:	12(1)				
R1:	12(1)				
R2:	12(1)				
R3:	12(1)				
Ram.04:	9(2)	10(1)	18(1)		
Ram.05:	9(2)	10(1)	18(1)		
Ram.06:	9(2)	10(1)	18(1)		
Ram.07:	9(2)	10(1)	18(1)		
Ram.08:	9(2)	10(1)	18(1)		
Ram.09:	9(2)	10(1)	18(1)		
Ram.10:	9(2)	10(1)	18(1)		
Ram.11:	9(2)	10(1)	18(1)		
Ram.12:	9(2)	10(1)	18(1)		
Ram.13:	9(2)	10(1)	18(1)		
Ram.14:	9(2)	10(1)	18(1)		
Ram.15:	9(2)	10(1)	18(1)		
RamAddr.0:	9(1)	18(1)			
RamAddr.1:	9(1)	18(1)			

RamAddr.2:	9(1)	18(1)	
RamAddr.3:	9(1)	18(1)	
RamC1'A:	8(1)	9(1)	
RamC1'A%:	19(1)		
RamC1'C:	9(1)		
RamC1'C%:	19(1)		
RcvData:	34(1)	38(1)	
RdFifoTW:	17(1)	18(1)	
RdOnlyBlock':	8(1)	15(1)	18(1)
RdOnlyData':	15(2)		
ReadBlock:	8(1)	9(1)	
ReadData:	13(1)	15(1)	16(1) 18(1)
ReadDataErr:	11(1)	16(2)	18(1)
ReadError:	11(1)	18(1)	
ReadOnly:	11(2)	18(1)	
ReadTW':	14(1)	17(1)	
ReportCollisions:	24(1)	34(1)	37(1)
RxBOP:	28(2)	37(1)	
RxBusRegClk':	26(4)		
RxBusRegClk'%:	35(1)		
RxBusRegFull:	27(1)	28(2)	37(1)
RxCollision:	25(1)	26(1)	33(1) 37(1)
RxCRC1k:	25(1)	27(1)	37(1)
RxCRCError:	26(1)	27(1)	37(1)
RxCRCReset:	25(1)	27(1)	37(1)
RxCtrlClk':	28(1)		
RxCtrlClk'%:	35(1)		
RxData:	25(1)	26(1)	27(1) 37(1)
RxDataLate:	26(1)	27(1)	37(1)
RxEOP:	25(1)	26(1)	37(1)
RxFifoAd.0:	26(5)	27(1)	
RxFifoAd.1:	26(5)	27(1)	
RxFifoAd.2:	26(5)	27(1)	
RxFifoAd.3:	26(5)	27(1)	
RxFifoEmpty:	27(2)	37(1)	
RxFifoFull:	27(2)	37(1)	
RxFifoFull':	27(2)		
RxFifoWE':	26(5)		
RxFifoWE'%:	35(1)		
RxIncTrans:	25(1)	26(1)	37(1)
RxOff:	28(2)		
RxOn:	3(1)	28(1)	38(1)
RxReadFifo':	27(1)	28(1)	35(1)
RxSR.00:	26(2)		
RxSR.01:	26(2)		
RxSR.02:	26(2)		
RxSR.03:	26(2)		
RxSR.04:	26(2)		
RxSR.05:	26(2)		
RxSR.06:	26(2)		
RxSR.07:	26(2)		
RxSR.08:	26(2)		
RxSR.09:	26(2)		
RxSR.10:	26(2)		
RxSR.11:	26(2)		
RxSR.12:	26(2)		
RxSR.13:	26(2)		
RxSR.14:	26(2)		
RxSR.15:	26(2)		
RxSR.16:	26(2)		
RxSR.17:	26(2)		
RxSR.18:	26(1)		
RxSR.18':	26(1)	27(1)	
RxSRCtrl.0:	25(2)	26(1)	37(1)
RxSRCtrl.1:	25(2)	26(1)	37(1)
RxSRDump:	27(2)		
RxSRDump':	27(3)		
RxSRFull':	25(1)	37(1)	
RxState.0:	25(1)	37(1)	
RxState.1:	25(1)	37(1)	
RxState.2:	25(1)	37(1)	
RxSync':	25(1)	35(1)	37(1)
RxSyncClk':	26(1)	27(1)	
RxSyncClk'%:	35(1)		
RxWriteFifo':	27(2)	35(1)	
SampleIOBparity':		17(1)	

sCountBits:	19(1)			
sCountBits%:	19(1)			
SecIdx0':	12(1)	20(1)		
SecIdx1':	12(1)	20(1)		
SecIdx2':	12(1)	20(1)		
SecIdx3':	12(1)	20(1)		
Sector:	8(2)	12(1)		
Sector':	12(1)	17(1)		
Sector0':	12(2)			
Sector1':	12(2)			
Sector2':	12(2)			
Sector3':	12(2)			
SectorOvfl:	8(2)	11(1)	18(1)	
SectorTW:	17(1)	18(1)		
SeekInc:	11(2)	18(1)		
SeekTagTW:	17(1)	18(1)		
Select.0:	11(1)	13(1)	18(1)	
Select.1:	11(1)	13(1)	18(1)	
Select0:	11(1)			
Select0':	11(1)	20(1)		
Select1:	11(1)			
Select1':	11(1)	20(1)		
Select2:	11(1)			
Select2':	11(1)	20(1)		
Select3:	11(1)			
Select3':	11(1)	20(1)		
Selected0':	12(1)	20(1)		
Selected1':	12(1)	20(1)		
Selected2':	12(1)	20(1)		
Selected3':	12(1)	20(1)		
SetTagTW:	10(1)	17(1)		
ShiftIn:	9(1)	13(1)	17(1)	18(1)
ShiftIn':	9(1)	19(1)		
ShiftOut:	9(1)	18(1)		
ShiftOut':	9(1)	19(1)		
ShiftReg.00:	15(4)	16(1)		
ShiftReg.01:	15(3)			
ShiftReg.02:	15(3)			
ShiftReg.03:	15(3)			
ShiftReg.04:	15(3)			
ShiftReg.05:	15(3)			
ShiftReg.06:	15(3)			
ShiftReg.07:	15(3)			
ShiftReg.08:	15(3)	19(1)		
ShiftReg.09:	15(3)			
ShiftReg.10:	15(3)			
ShiftReg.11:	15(3)			
ShiftReg.12:	15(3)			
ShiftReg.13:	15(3)			
ShiftReg.14:	15(3)			
ShiftReg.15:	15(3)	19(1)		
ShiftReg.16:	15(2)			
ShiftReg.17:	15(2)			
ShiftReg.in:	15(2)			
ShiftRegLd':	14(2)	15(5)	19(1)	
SingleStep:	3(1)	34(1)	35(1)	38(1)
sPendulum:	29(1)	31(1)		
Tag.0:	10(1)	18(1)		
Tag.00:	10(1)	18(1)		
Tag.000:	10(1)	18(1)	19(1)	
Tag.1:	10(1)	18(1)		
Tag.2:	10(1)	18(1)		
Tag.3:	10(1)	18(1)		
Tag.4:	10(1)	18(1)		
Tag.5:	10(1)	18(1)		
Tag.6:	10(1)	18(1)		
Tag.7:	10(1)	18(1)		
Tag.8:	10(1)	18(1)		
Tag.9:	10(1)	18(1)		
TagBus.0':	10(1)	20(1)		
TagBus.00':	10(1)	20(1)		
TagBus.000':	10(1)	20(1)		
TagBus.1':	10(1)	20(1)		
TagBus.2':	10(1)	20(1)		
TagBus.3':	10(1)	20(1)		
TagBus.4':	10(1)	20(1)		

TagBus.5':	10(1)	20(1)
TagBus.6':	10(1)	20(1)
TagBus.7':	10(1)	20(1)
TagBus.8':	10(1)	20(1)
TagBus.9':	10(1)	20(1)
TagClock:	10(2)	
TagClock':	10(1)	
TagDone:	10(2)	
TagEnable:	10(1)	
TagStrobe:	10(1)	
Tag<IOB:	10(1)	11(1)
Tag<IOB%:	19(1)	
Tag<Ram:	9(1)	10(1)
TempRef!:	4(1)	
TempSense:	18(1)	
TempSense!:	4(1)	
TestCtrlClk:	35(1)	
TestCtrlClk!1%:	35(1)	
TestCtrlClk'!0:	34(1)	
TestCtrlClk'!2:	34(1)	
TestCtrlClk'%:	35(1)	
TIOA-Ad.0:	2(1)	
TIOA-Ad.1:	2(1)	
TIOA-Ad.2:	2(1)	
TIOA-Ad.3:	2(1)	
TIOA-Ad.4:	2(1)	
TIOA.0!:	2(1)	
TIOA.1!:	2(1)	
TIOA.2!:	2(1)	
TIOA.3!:	2(1)	
TIOA.4!:	2(1)	
TIOA.5!:	2(1)	
TIOA.5a:	2(1)	3(1)
TIOA.6!:	2(1)	
TIOA.6a:	2(1)	
TIOA.7!:	2(1)	
TIOA.7a:	2(1)	3(1)
TIOA=Cont':	2(1)	8(1)
TIOA=Data':	2(1)	8(1)
TIOA=EthCtrl':	2(1)	35(1)
TIOA=EthData':	2(1)	28(1)
TIOA=Muff':	1(1)	2(1)
TIOA=Ram':	2(1)	19(1)
TIOA=Tag':	2(1)	19(1)
TIOA=Us':	2(2)	3(1)
TskAd.0:	36(1)	
TskAd.1:	36(1)	
TskAd.2:	36(1)	
TtlDeviceCk':	11(1)	20(1)
TtlDriveTag':	10(1)	11(2)
TtlEndOfCyl':	11(1)	20(1)
TtlIndex':	12(1)	20(1)
TtlOffSet':	11(1)	20(1)
TtlOnLine':	11(1)	20(1)
TtlReadOnly':	11(1)	20(1)
TtlReady':	11(1)	20(1)
TtlRunOK:	11(2)	
TtlRunOK':	11(2)	
TtlSector':	12(1)	20(1)
TtlSeekInc':	11(1)	20(1)
TtlSelect.0:	11(2)	12(1)
TtlSelect.1:	11(2)	12(1)
TtlTag.0:	10(1)	12(4)
TtlTag.00:	10(1)	12(4)
TtlTag.000:	10(1)	12(4)
TtlTag.1:	10(1)	12(4)
TtlTag.2:	10(1)	12(4)
TtlTag.3:	10(1)	12(4)
TtlTag.4:	10(1)	11(1)
TtlTag.5:	10(1)	11(1)
TtlTag.6:	10(1)	11(1)
TtlTag.7:	10(1)	11(1)
TtlTag.8:	10(1)	11(1)
TtlTag.9:	10(1)	11(1)
TtlTerm':	11(1)	20(1)
TTLTrueA:	12(5)	20(1)

TTLTrueB:	27(1)	31(1)	38(1)	
TTLTrueC:	11(2)	20(1)		
TxAbsr':	32(1)	36(1)		
TxBusRegClk':	30(3)			
TxBusRegClk%:	35(1)			
TxBusRegFull':	29(1)	31(1)	37(1)	
TxCntDwn':	29(1)	37(1)		
TxCollision:	3(1)	32(1)	33(1)	38(1)
TxCRCClk:	31(1)	32(1)		
TxCRCEnbl:	31(2)	32(1)	37(1)	
TxCtrlClk':	29(3)			
TxCtrlClk%:	35(1)			
TxData:	30(1)	31(2)	32(1)	33(1)
TxDataLate:	3(1)	31(1)	32(1)	38(1)
TxEnd:	32(1)			
TxEOP:	29(1)	31(1)	32(2)	37(1)
TxFifo.00:	30(2)			
TxFifo.01:	30(2)			
TxFifo.02:	30(2)			
TxFifo.03:	30(2)			
TxFifo.04:	30(2)			
TxFifo.05:	30(2)			
TxFifo.06:	30(2)			
TxFifo.07:	30(2)			
TxFifo.08:	30(2)			
TxFifo.09:	30(2)			
TxFifo.10:	30(2)			
TxFifo.11:	30(2)			
TxFifo.12:	30(2)			
TxFifo.13:	30(2)			
TxFifo.14:	30(2)			
TxFifo.15:	30(2)			
TxFifo.16:	30(2)			
TxFifo.17:	30(2)			
TxFifoAd.0:	30(5)	31(1)		
TxFifoAd.1:	30(5)	31(1)		
TxFifoAd.2:	30(5)	31(1)		
TxFifoAd.3:	30(5)	31(1)		
TxFifoEmpty:	31(2)	32(1)	37(1)	
TxFifoEmpty':	31(2)			
TxFifoFull:	31(2)	32(1)	37(1)	
TxFifoPE:	3(1)	30(1)	32(1)	38(1)
TxFifoWE:	30(5)			
TxFifoWE%:	35(1)			
TxGo:	32(1)	33(1)	37(1)	
TxGone:	29(1)	32(1)	37(1)	
TxGotBit:	32(1)	33(1)		
TxOff:	29(2)	30(1)	31(4)	32(1)
TxOn:	3(1)	29(1)	38(1)	
TxReadFifo:	30(1)	31(1)		
TxSRCtrl.0:	30(4)	32(2)	37(1)	
TxSRCtrl.1:	30(4)	32(2)	37(1)	
TxSREmpty:	32(1)	37(1)		
TxSRLoad:	31(1)	32(1)		
TxSRLoad':	31(2)	32(1)		
TxStart:	32(1)			
TxState.0:	32(1)	37(1)		
TxState.1:	32(1)	37(1)		
TxState.2:	32(1)	37(1)		
TxWriteFifo':	29(1)	31(1)	35(1)	
Unit0<Data':	11(1)	13(1)		
Unit1<Data':	11(1)	13(1)		
Unit2<Data':	11(1)	13(1)		
Unit3<Data':	11(1)	13(1)		
Vbb0!:	10(1)			
Vbb1!:	10(1)			
Vbb2!:	10(1)			
Vbb3!:	10(1)			
Vbb4!:	10(1)			
Vbb4!:	10(1)			
Vbb5:	11(2)			
Vbb5!:	13(1)			
Vbb6!:	31(1)			
Vbb7:	34(1)			
Vbb7!:	27(1)			
VCC:	4(1)	11(2)	12(4)	13(8)
				20(1)


VEE:	4(1)
WakeEthRx:	28(1)
WakeEthTx:	29(1)
Whatever:	4(2)
WordClock':	9(5)
WordClock'%:	19(1)
WrFifoTW:	17(1) 18(1)
WriteBlock':	8(1) 9(1) 11(2) 16(1) 17(1) 18(1)
WriteData:	13(1) 15(1) 18(1)
WriteError:	11(1) 18(1)
WriteInhibit':	10(1) 11(1)
WriteTW':	14(1) 17(1)
XcCollision:	33(1) 34(1)
XmtData':	34(1) 38(1)

DORADO SCHEMATICS


Display Y

Table of contents


<u>TITLE</u>	<u>Page</u>
FOUT interface	01
Pointers	02
Fifo Address Logic	03
Fifo	04
Item Permutation Logic	05
Intermediate Buffer Control	06
Channel A Data Path	07
Channel A Items and Shift/Load Control	08
Channel A Current Line Control Block	09
Channel B Data Path	10
Channel B Items and Shift/Load Control	11
Channel B Current Line Control Block	12
Next Line Control Block	13
Horizontal RAM	14
Flags	15
DWT Task WakeUp Logic	16
Cursor	17
Slow IO Interface	18
Alto Display Drivers	19
MiniMixer	20
OIS Terminal Interface	21
Statics Register and Muffler Control	22
Mufflers	23
Clock Drivers	24
Pre Clock Drivers	25
Layout	26
Slow IO System Formats	27
Next Line Control Block Formats	28
DDC to DDM Interface Table	29
Cabling Summary	30
Configuration	31




A Service Pointer




B Service Pointer




A Writer Pointer




B Writer Pointer




A Reader Pointer



B Reader Pointer





EvenReg.00	19	g16b	23	Fifo.00
		MB071		
EvenReg.01	18	g16c	22	Fifo.01
		MB071		
EvenReg.02	17	g16d	21	Fifo.02
		MB071		
EvenReg.03	16	g16e	20	Fifo.03
		MB071		
EvenReg.04	19	g18b	23	Fifo.04
		MB071		
EvenReg.05	18	g18c	22	Fifo.05
		MB071		
EvenReg.06	17	g18d	21	Fifo.06
		MB071		
EvenReg.07	16	g18e	20	Fifo.07
		MB071		
EvenReg.08	19	g20b	23	Fifo.08
		MB071		
EvenReg.09	18	g20c	22	Fifo.09
		MB071		
EvenReg.10	17	g20d	21	Fifo.10
		MB071		
EvenReg.11	16	g20e	20	Fifo.11
		MB071		
EvenReg.12	19	g22b	23	Fifo.12
		MB071		
EvenReg.13	18	g22c	22	Fifo.13
		MB071		
EvenReg.14	17	g22d	21	Fifo.14
		MB071		
EvenReg.15	16	g22e	20	Fifo.15
		MB071		

EVEN WORDS

OddReg.00	19	h16b	23	Fifo.16
		MB071		
OddReg.01	18	h16c	22	Fifo.17
		MB071		
OddReg.02	17	h16d	21	Fifo.18
		MB071		
OddReg.03	16	h16e	20	Fifo.19
		MB071		
OddReg.04	19	h18b	23	Fifo.20
		MB071		
OddReg.05	18	h18c	22	Fifo.21
		MB071		
OddReg.06	17	h18d	21	Fifo.22
		MB071		
OddReg.07	16	h18e	20	Fifo.23
		MB071		
OddReg.08	19	h20b	23	Fifo.24
		MB071		
OddReg.09	18	h20c	22	Fifo.25
		MB071		
OddReg.10	17	h20d	21	Fifo.26
		MB071		
OddReg.11	16	h20e	20	Fifo.27
		MB071		
OddReg.12	19	h22b	23	Fifo.28
		MB071		
OddReg.13	18	h22c	22	Fifo.29
		MB071		
OddReg.14	17	h22d	21	Fifo.30
		MB071		
OddReg.15	16	h22e	20	Fifo.31
		MB071		

ODD WORDS

FifoAddr.0!1	7	A0	MB071	
FifoAddr.1!1	8	A1		
FifoAddr.2!1	9	A2		
FifoAddr.3!1	10	A3	g16f	
FifoAddr.4!1	11	A4		
FifoAddr.5!1	12	A5		
FifoAddr.6!1	13	A6		
FifoAddr.7!1	14	A7		
	6	BS0'		
	5	BS1'		
	4	BS2'		
	3	BS3'	WE'	
WriteFifo'a	2			

FifoAddr.0!3	7	A0	MB071	
FifoAddr.1!3	8	A1		
FifoAddr.2!3	9	A2		
FifoAddr.3!3	10	A3	g18f	
FifoAddr.4!3	11	A4		
FifoAddr.5!3	12	A5		
FifoAddr.6!3	13	A6		
FifoAddr.7!3	14	A7		
	6	BS0'		
	5	BS1'		
	4	BS2'		
	3	BS3'	WE'	
WriteFifo'b	2			

FifoAddr.0'1	7	A0	MB071	
FifoAddr.1'1	8	A1		
FifoAddr.2'1	9	A2		
FifoAddr.3'1	10	A3	g20f	
FifoAddr.4'1	11	A4		
FifoAddr.5'1	12	A5		
FifoAddr.6'1	13	A6		
FifoAddr.7'1	14	A7		
	6	BS0'		
	5	BS1'		
	4	BS2'		
	3	BS3'	WE'	
WriteFifo'c	2			

FifoAddr.0'13	7	A0	MB071	
FifoAddr.1'13	8	A1		
FifoAddr.2'13	9	A2		
FifoAddr.3'13	10	A3	g22f	
FifoAddr.4'13	11	A4		
FifoAddr.5'13	12	A5		
FifoAddr.6'13	13	A6		
FifoAddr.7'13	14	A7		
	6	BS0'		
	5	BS1'		
	4	BS2'		
	3	BS3'	WE'	
WriteFifo'd	2			

FifoAddr.0!1	7	A0	MB071	
FifoAddr.1!1	8	A1		
FifoAddr.2!1	9	A2		
FifoAddr.3!1	10	A3	h16f	
FifoAddr.4!1	11	A4		
FifoAddr.5!1	12	A5		
FifoAddr.6!1	13	A6		
FifoAddr.7!1	14	A7		
	6	BS0'		
	5	BS1'		
	4	BS2'		
	3	BS3'	WE'	
WriteFifo'a	2			



FifoAddr.0!3	7	A0	MB071	
FifoAddr.1!3	8	A1		
FifoAddr.2!3	9	A2		
FifoAddr.3!3	10	A3	h18f	
FifoAddr.4!3	11	A4		
FifoAddr.5!3	12	A5		
FifoAddr.6!3	13	A6		
FifoAddr.7!3	14	A7		
	6	BS0'		
	5	BS1'		
	4	BS2'		
	3	BS3'	WE'	
WriteFifo'b	2			


FifoAddr.0'1	7	A0	MB071	
FifoAddr.1'1	8	A1		
FifoAddr.2'1	9	A2		
FifoAddr.3'1	10	A3	h20f	
FifoAddr.4'1	11	A4		
FifoAddr.5'1	12	A5		
FifoAddr.6'1	13	A6		
FifoAddr.7'1	14	A7		
	6	BS0'		
	5	BS1'		
	4	BS2'		
	3	BS3'	WE'	
WriteFifo'c	2			

FifoAddr.0'13	7	A0	MB071	
FifoAddr.1'13	8	A1		
FifoAddr.2'13	9	A2		
FifoAddr.3'13	10	A3	h22f	
FifoAddr.4'13	11	A4		
FifoAddr.5'13	12	A5		
FifoAddr.6'13	13	A6		
FifoAddr.7'13	14	A7		
	6	BS0'		
	5	BS1'		
	4	BS2'		
	3	BS3'	WE'	
WriteFifo'd	2			



Item Generator Permuter


See ItemGenerator table for input specs






Channel A






AFIB ASIB ASR




AFIB ASIB ASR



A Shift Register Control


Size	8	4	2	1
ItemSize.0	1		1	0
ItemSize.1	1	1	0	0
ItemSize.2	1	0	0	0
ItemSize.3	0	0	0	0




Lower gate makes ALL itemclks into SR loads to force Fifo reads and initialize counters before channel turns on.
Expects exactly THREE reads to occur.

JK shared with synchronizer



A Item buffer logic



dItems are garbage until channel becomes active



Items are ignored until channel turns ON by master reset of HOLD registers on DDM




Force exactly 3 ItemClk to occur in order to initialize channel data and clk counters.

The third forced ItemClk loads SR with good data and turns the channel ON.


A Item Clock Generator

Resolution	Full	Half	Quarter
True	1	1	1
True	1	1	0
Res.0	1	1	0
Res.1	1	0	0


The third forced ItemClk loads SR with good data and turns the channel ON.






PixelClk' Ac





A Channel Initialization Logic





Counter loaded from NLCB. Starts counting after HWindow.
Overflow = > initial read. 17B = > second read. 37B = > third read
and start the channel. Stop counting while channel is on.
Resumes counting when channel goes off, but will not overflow
again before end of scanline.



A Item size





A Resolution




Mixer modes CLCB

A DCB Width Counter

Stop channel when counter
value is > 7400B




Vertical Control Word



BFIB

BSIB


BSR



BFIB

BSIB


BSR




B Shift Register Control

Size	8	4	2	1
ItemSize.0	1	1	1	0
ItemSize.1	1	1	0	0
ItemSize.2	1	0	0	0
ItemSize.3	0	0	0	0


B Item buffer logic



dItems are garbage until channel becomes active



Items are ignored until channel turns ON by master reset of HOLD registers on DDM





B Item Clock Generator

Item Clock Generator			
Resolution	Full	Half	Quarter
True	1	1	1
True	1	1	1
Res.0	1	1	0
Res.1	1	0	0


Force exactly 3 ItemClks to occur in order to initialize channel data and clk counters.

The third forced ItemClk loads SR with good data and turns the channel ON.




B DCB Width Counter




Stop channel when
counter > 7400b



NCB.10	9	D1	H1	2	BRes.0
NCB.11	7	D2	H2	3	BRes.1
BScanPEn'	5	D3	H3		
		F16	h07		
		PE'			
		C	MRCE'		
PixelClk/2'Ba	13	12	6	True	




CLCB load enables




CursorXPEn'
must occur before
CursorLo/HiPEn'


NOTE: PC/2 only valid
while HRam address
counter is incrementing



NLCB RAM




NLCB RAM




NLCB RAM

HWindow




DHT WakeUp Synchronizer



For convenience, use NLCB command
to kill wakeup. Assumes DHT will always
do some NLCB command whenever it is
awakened. Default would be to load an
unused, don't care address in NLCB.

requires minimum 4 instruction loop



THE DDC MAINTAINS, FOR EACH CHANNEL, TWO FLAGS:

NEXT Word Control Block Flag (NextWCBFlag)
Current Word Control Block Flag (CurrentWCBFlag)


A Word Control Block is a pair of values called Address and MunchCount, for either the CURRENT or the NEXT scanline.

Flag management	SET	CLEARED
NextWCBFlag	by DHT when it has filled the NextWCB	by DWT when it has copied NextWCB into CurrentWCB
CurrentWCBFlag	by DWT when it has copied NextWCB into CurrentWCB	by DWT after it has sent out all the data from the CurrentWCB

WakeUp conditions:

WakeDHT: whenever CLCB \leftarrow NLCB i.e.: end of every HWindow


WakeDWT: (CurrentWCBFlag AND BufferAvailable) OR (NextWCBFlag AND NOT(CurrentWCBFlag))



This circuit ASSUMES:
1. a DWT command with RIOB.11 set is to be ignored.
2. Any DWT command with RIOB.11 low is a CWCBFlag command, either set or clear.

See clock page.

See clock page.









For DWT commands:





RIOB	Means
= 20c	IOFetch signal don't touch Flags
= 1c	Set CWCBFlag and Clear NWCBFlag
= 0c	Clear CWCBFlag

For DHT commands:


RIOB	Means
= 2c	Set ANextWCBFlag
= 4c	Set BNextWCBFlag



SubTask arbitration




Task Wakeup Requests




CursorHiPen'
CursorWindow'
during HWindow
CursorWindow must
go inactive
before loading
CursorHi/lo with
new data, so
CursorX is loaded
before CursorHi/Lo



PixelClk'Bf





PixelClk'Be



PixelClk'Be








Cursor Data








Cursor X register

Cursor Window whenever
counter > 7400B











NOTES:
GNDFour is used as single point GND for DAC system



Digital/Analog converter



Platform is DAC components


1	jumper wire	16
2	0.1mFarad	15
3	3 KOhm	14
4	120 Ohm	13
5	180 Ohm	12
6	3 KOhm	11
7		10
8		09

location a01

1	0.1mFarad	16
2	in 3	78L05
3	gnd	14
4	out 1	13
5	0.1mFarad	12
6	12 mHnry	11
7	2 ohm	10
8	+ 22 mF	09


location a03

RevCd: swapped positions of 12mH and 2mF




CLAIM: HRamAddr.10 is the waveform for ClockA. Delay it by one pixelclock, and invert, then you get the waveform for ClockB. ClockB is also jammed low by (HSync OR VSync) delayed by one PixelClk. To avoid hiccups in the phasing of ClockA with respect to ClockB, HSync should only be generated just after HRamAddr.10-11 = 3, that is, a hiccup would occur if HRamAddr.01-11 = 1 just before HSync occurred.



CBank must be phased so that it changes when HRamAddr.10 goes from 1 to 0. However, CBlank is delayed by two pixel clocks from RamdHBlank, so the HRam must be programmed to make RamdHBlank change on the 0 to 1 transition of HRamAddr.10. This is slightly confusing, so be careful.







220 ohm to -5.2



220 ohm to -5.2





All SIPs are standard 100 ohm terminators with legs broken as shown





CONNECTOR		CONNECTOR		TIOA		TW		CONNECTOR		IOBL0		CONNECTOR		IOBH1		CLK	
A	$B \gg C_1$	a 181	b 168	c 153	d 137	e 124	f 109	g 93	h 80	i 64	j 48	k 33	l 20	m 1	n	B	
1	DAC	PCLK B>C ₁ 102			TIOA 176 1	TIOA 176 1	DHTTw RdFifo 135	ALTO 74128	ALTO 125	RIOB 176 rc1	RIOB 176 rc1	RIOB 176 rc1	SE231		1		
2	DAC			OIS 176	TIOA = D 113	MMMuX 158	MMMuX 158	NLCB 145 W	DIOB 100	NLCB 145 W	NLCB 145 W	NlcbAd F16 P2	SE210		2		
3	DAC	MMix F16 PC	OIS ICEn 176 PC	DWTTw 231 0	TIOA = D 113	ALTO 105	NLCB 145 W	CURSR 141 P	CURSR 141 P	CURSR 141 P	CURSR 141 P	NlcbAd 197	CURSR 141 P		3		
4	PCLK 124 BC ₁	MMix F16 PC	OIS 105	OIS 101	OIS 176	MMix	ClcbEn 161	VSyC 104	CURX F16 P	CURX F16 P	CURX F16 P	CURX 103		4			
5	PCLK Xtal	LSR 104	OIS F00	OIS F16	OIS 174	MMix	ClcbEn 161	STAT 231 sc1	STAT 176 sc1			195	RIOB'	CURSR 104		5	
6	AdICEN 121	BdICEn 121	PC MMix	0,1	MU AITEM	MU BITEM	ASIZE F16 P2	ARES F16 P2	sc1	NLCB 1				MIDAS 158		6	
7	ARESC F16 P	BRESC F16 P	2 210 B	ABITEMCLK	AITEM 104	BITEM 104	BSIZE F16 P2	BRES F16 P2	PC	PC			PULSE 195	MIDAS 158		7	
8	MU ABOFF OIS RES	LSR 118	ASRC F16 I	BSRC F16 I	AITEM 104	BITEM 104	HWNDO 135 P2	BWDTH F16 P	BWDTH F16 P	BWDTH F16 P	BWDTH F16 P	BWDTH 103		MIDAS 164		8	
9	ASYNC 231 2	ASYNC 231 2	ASYNC 105	BSYNC 231 2	ASYNC 135 I	BSYNC 135 I	MODE F16 P2	ABOFF 135 P	AWDTH F16 P	AWDTH F16 P	AWDTH F16 P	AWDTH 176 PC P			9		
10	ASR I F00	BSR I F00	ASR I F00	BSR I F00	ASR I F00	BSYNC 105	VCW F16 P2	BLMarg F16 P	BLMarg F16 P	BLMarg F16 P	BLMarg 105		HRmOut F16 P		10		
11	ASR I F00	BSR I F00	ASR I F00	BSR I F00	BSR I F00	WANT F00	ALMarg 117	ALMarg F16 P	ALMarg F16 P	ALMarg F16 P	ALMarg 105	AWDTH 103			11		
12	ASR I F00	BSR I F00	ASR I F00	BSR I F00	ASR I F00	pc0' pc2' SE210	pc1' pc1' SE210	MU ARP AF	MU BRP BF	MU AWP AF	MU BWP BF					12	
13	ASIB 176	BSIB 176	AFIB F00	BFIB F00	BFIB F00	2 FSH SE212	ppc' ppc' SE210	HRAddr F16 H	HRAddr F16 H	HRAddr F16 H	HRAddr 103		MIDAS 166			13	
14	ASIB 176	BSIB 176	AFIB F00	AFIB F00	BFIB F00	COMM' 176 1	flags 117	HRam 415 HW	HRam 415 HW	HRam 415 HW	HRamC 118		HRamC 118			14	
15	ASIB 176	BSIB 176	AFIB F00	BFIB F00	IP	NFlags 231 1	CFlags 231 cf	DHasHR 231 1,p2	AFULL 149	BFULL 176 1	AFULL 176 1	BFULL 149				15	
16	ASIB 176	BSIB 176	AFIB F00	BFIB F00	IP	IP			ARP rpc F16	BRP rpc F16	AWP wpc F16	BWP wpc F16				16	
17	ASIB 176	BSIB 176	AFIB F00	BFIB F00	IP	IP		FIFO	FIFO	ARP rpc F16	BRP rpc F16	AWP wpc F16	BWP wpc F16			17	
18	ASIB 176	BSIB 176	ABSIB 2 ABSIB 2	ABFIB 0	IP	IP			FHSR rpc 0 117	1, cfg 1	FAM 174	PTRS 103				18	
19	MU BA-SZE	ABSize 103	PROCO' 1'		IP	IP		FIFO	FIFO	filo 1 wpc 1	2 0	FAM 174	Sync 176			19	
20		MU SP	AFIB F00	BFIB F00	IP	IP				FA 2 231	FAM FH 174 SH	FAM 174	IncSP 103 c			20	
21			AFIB F00	BFIB F00	IP	IP		FIFO	FIFO	FA 2 231	FA 2 231					21	
22	CTDW _T 117 c		OIS 231	IP	IP	IP			FA 2 231	195 ^d	MIDAS 176	MIDAS 176				22	
23	52	102 c	clk0 0 176 FG	GETS 231 1	BLKD _B 135 1	ASP 1 F16	BSP 1 F16	FIFO	FIFO	FOUT1 176	FOUT1 176	FOUT1 176	MIDAS 102 BC			23	
24	4	NEXT 113	SUBT 106 A	105	195	WSpace F16 0	HELD 231 0	IOInOut 1660	TIOA = D 161	FOUT0 176	FOUT0 176	FOUT0 176	FTsk 113			24	
C	a 11	b 26	c 39	d 55	e 70	Hold f 86	99 g	114 h	129 i	143 j	159 k	174 l	D				
E	NEXT	SubT	BLK		FIN	IOIn/out	CONNECTOR	IOR FNXT	FOUT	FTsk	DMux		E				

XEROX PARC	Project Dorado	Reference DDC Board Layout	File DispY26.sil	Designer K. Pier	Rev Ci	Date 3/26/81	Page 26
---------------	-------------------	-------------------------------	---------------------	---------------------	-----------	-----------------	------------

DDC Slow IO System

DEVICE	TIOA	I/O	TASK	FORMAT and COMMENTS
STATICS	377	O	DHT, EMU	See Below
NLCB	376	O	DHT, EMU	NLCBAddr.0-3,,Data.4-15
HRAM	375	O	DHT, EMU	Keep,Write,LoadAddr,0,Data.4-15
DHTFLAG	374	O	DHT,ANextWCBFlagSet,BNextWCBFlagS bits 13,14,15
DWT	373	O	DWT	IOFetch signal,....,Set/Clr CWCBFAG bit 11, , bit 15
MiniMixer	372	O	DHT, EMU	address,,data always writes MiniMixer RAM
STATUS	370	I	DHT, EMU	Selected muffler input returned in bit 15
PIXELCLK	367	O	DHT, EMU	Pixel clock rate located on mixer board
MIXER	366	O	DHT, EMU	Keep,Write,LoadAddr,0,Data.4-15 located on mixer board

00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15
X	Muff Addr .05	Muff Addr .06	Muff Addr .07	Muff Addr .08	Muff Addr .09	Muff Addr .10	Muff Addr .11	XSync Enable	Fake Pixel Clock	Use Fake Pixel Clock	Unused	Unused	Unused	DWT Shut Up	DHT Shut Up- Reset DDC

Statics

NLCB Addr .00	NLCB Addr .01	NLCB Addr .02	NLCB Addr .03		NLCB Data 12 bits
---------------------	---------------------	---------------------	---------------------	--	----------------------

NLCB

Keep HRam'	Write HRam'	Load Hram Addr			Addr.0	Addr.1	Addr.2	Addr.3	Addr.4	Addr.5	Addr.6	Addr.7	Addr.8	Addr.9	
													HSync	HBlank	Half Line

HRAM

DHTFLAG

	IOFetch signal	Must Be 0	Must Be 0	Must Be 0	Set/ Clr Cur WCB Flag

10

Address.0-7	Data.0-7
	ClkRate.0-7

PIXEL CI K

MIXED

Next Line Control Block Format

Address	Name	Format
0	VCW vertical control word	0..0, VBlank, VSync, EvenField
1	AMargin	LMarg[00..11]
2	AWidth	Width[00..11]
3	AFifoAddr	FifoAddr[0..7] *must be even
4	AScan	0..0,Polarity,Resolution[0..1],Size8,Size4,Size2,Size1
5	ModeControl	0..0,24Bit,AByPass,BByPass,A8B2
6	reserved	
7	reserved	
10	unused	
11	BMargin	LMarg[00..11]
12	BWidth	Width[00..11]
13	BFifoAddr	FifoAddr[0..7] *must be even
14	BScan	0..0,Polarity,Resolution[0..1],Size8,Size4,Size2,Size1
15	CursorX	CursorXCount[0..11]
16	CursorLo	CursorLoByte[4..11]
17	CursorHi	CursorHiByte[4..11]

DDC	SIZE	DDM
Altem	8	Altem 85-88-89-92-93-96-97-100
BItem	8	BItem 101-104-105-108-109-112-113-116
CursorData	1	CursorData
AltemClkEn	1	AltemClkEn
BItemClkEn	1	BItemClkEn
AOff	1	AOff
BOff	1	BOff
HSync	1	HSync
HBlank	1	HBlank
HalfLine	1	HalfLine
VSync	1	VSync
VBlank	1	VBlank
PixelClk	1	PixelClk
Crystal	1	Crystal
Oscillator	1	Oscillator
Modes	4	Modes 28-29-32-33
XHSync	1	XHSync
XVSync	1	XVSync
XSyncEn	1	XSyncEn
OISData.0	1	
OISData.0'	1	
OISData.1	1	
OISData.1'	1	
OISData.2	1	
OISData.2'	1	
OISData.3	1	
OISData.3'	1	
OISClkA	1	
OISClkA'	1	
OISClkB	1	
OISClkB'	1	
OISDataOut	1	
OISDataOut'	1	
AltoVideo	1	
AltoHSync	1	
AltoVSync	1	
AltoCSync	1	
DAC	1	
DAC GND	1	
spare	1	
KeyboardData	1	


7 wire interface cable

Alto monitor cable

Grey level driver cables
2 coax

from Baseboard

Seven Wire Interface Cable



Grey level cabling

BNC connector	coax center	172	DAC output	DispY
	coax shield	173	DAC ground	
			Insulated from chassis ground	
BNC connector	coax center	077	CompSync	DispY
	coax shield	078	ground	

Note: CompSync currently appears in the Alto cable. The Alto display doesn't make use of CompSync. We could simply replace the CompSync pair in the Alto cable with the coax. We then have the capability to attach a local Alto type display and a remote display.

Six BNC connectors mounted on the "square" side. Cabling not yet defined.

1. Plug an MC10318 D/A converter into location a02 .
2. Plat1816 in locations a01 and b02 are discrete components, shown below.
3. SIPs are 100 ohm terminator package with legs broken:

location	break legs	See page 23.
g41	3,4,5	
g42	none	
k51	4,5	
k52	3	

4. SIPs at locations d42 and e42 are 220 ohm value instead of 100 ohm.

5. Crystal oscillator K1115A, location a05, value 20 MHz.

jumper wire		VDD		PLAT1816 a01	
GNDFour	1	P1	P16	16	Whatever
Comp	2	P2	.1mFP15	15	GNDFour
VRef-	3	P3	3K	14	GNDFour
IOut-	4	P4	120	13	GNDFour
	5	P5	180	12	RegVCC
VRef +	6	P6	3K	11	RegVCC
	7	P7	P10	10	
Whatever	8	P8	P9	9	Whatever

Platform is DAC components

PLAT1816		78L05	
P1	P16	P15	16
P2	3	P14	15
P3	2	P13	14
P4	1	P12	13
P5	P11	P10	12
P6	P10	P9	11
P7	P8	FilterVEE	10
P8	a03		9

Voltage filters

1	jumper wire	16
2	0.1mFarad	15
3	3 KOhm	14
4	120 Ohm	13
5	180 Ohm	12
6	3 KOhm	11
7		10
8		09

location a01

1	0.1mFarad	16
2	in 3	78L05
3	gnd	14
4	out	13
5	0.1mFarad	12
6	12 mHnry	11
7	2 ohm	10
8	+ 22 mF	09

location a03

See Page 20.



1. Output
2. Ground
3. Input

Bottom view of pinout for 78L05

Page Numbers: Yes First Page: 1
 Columns: 2 Edge Margin: .8" Between Columns: .0"
 Heading:
 DispY-mwRev-Cg.ps
 COMPONENTS:

F00:	6	7	10	21		
F145A:	13					
F16:	2	8	9	11	12	13
	14	16	17	20	21	
F415A:	14					
K1115A:	25					
MB071:	4	20				
MC100:	18					
MC101:	21					
MC102:	16	21	22	25		
MC103:	2	8	9	11	12	14
	17	22				
MC104:	8	11	14	17		
MC105:	6	9	12	14	16	19
	20	21				
MC106:	16					
MC113:	1	16	18	19	21	
MC117:	15	16	24			
MC118:	3	8	11	14	24	
MC121:	8	11				
MC124:	25					
MC125:	19					
MC135:	3	6	8	9	11	12
	13	16				
MC141:	17					
MC149:	16					
MC158:	5	20	22			
MC161:	13	18				
MC166:	22					
MC1660:	18					
MC174:	3	5	21			
MC176:	1	6	7	8	9	10
	11	12	13	14	16	18
	19	21	22			
MC195:	1	3	9	12	13	14
	16	17	18	22		
MC197:	13					
MC231:	3	6	14	15	16	21
	22					
MC318:	20					
MU164:	22	23				
N128:	19					
PLAT1816:	20					
SE210:	24	25				
SE212:	25					
SE231:	25					
SIP:	21	23				
SPARE:	19					

SIGNAL NAMES:

+: 1(1)	2(1)	3(1)	4(1)	5(1)	6(1)
7(1)	8(1)	9(1)	10(1)	11(1)	12(1)
13(1)	14(1)	15(1)	16(1)	17(1)	18(1)
19(1)	20(1)	21(1)	22(1)	23(1)	24(1)
25(1)					
24Bit: 9(1)					
A8B2: 9(1)					
AActive': 8(1)					
AByPass: 9(1)					
ACanReadFifo'!1: 3(1)					
ACanReadFifo'!2: 6(1)					
ACanReadFifo'!3: 24(1)					
ACanReadFifo'!4: 5(1)					
ACurrentWCBFlag: 15(1)	16(1)	23(1)			
ACurrentWCBFlag': 15(1)	16(1)				
AEnableFirstRead': 8(1)	9(1)				
AEnableMarginReads': 8(1)	9(2)				
AEnableMSInc': 8(1)	9(1)				

AEnableStartChannel': 9(1)
AFIB.00: 7(1)
AFIB.01: 7(1)
AFIB.02: 7(1)
AFIB.03: 7(1)
AFIB.04: 7(1)
AFIB.05: 7(1)
AFIB.06: 7(1)
AFIB.07: 7(1)
AFIB.08: 7(1)
AFIB.09: 7(1)
AFIB.10: 7(1)
AFIB.11: 7(1)
AFIB.12: 7(1)
AFIB.13: 7(1)
AFIB.14: 7(1)
AFIB.15: 7(1)
AFIB.16: 7(1)
AFIB.17: 7(1)
AFIB.18: 7(1)
AFIB.19: 7(1)
AFIB.20: 7(1)
AFIB.21: 7(1)
AFIB.22: 7(1)
AFIB.23: 7(1)
AFIB.24: 7(1)
AFIB.25: 7(1)
AFIB.26: 7(1)
AFIB.27: 7(1)
AFIB.28: 7(1)
AFIB.29: 7(1)
AFIB.30: 7(1)
AFIB.31: 7(1)
AFifoFull: 16(1) 23(1)
AFifoNotFull': 16(2)
AIncrementSP': 2(2)
AItem.0: 8(1) 19(1) 20(1) 23(1)
AItem.1: 8(1) 20(1) 23(1)
AItem.2: 8(1) 20(1) 23(1)
AItem.3: 8(1) 20(1) 23(1)
AItem.4: 8(1) 20(1) 23(1)
AItem.5: 8(1) 20(1) 23(1)
AItem.6: 8(1) 20(1) 23(1)
AItem.7: 8(1) 20(1) 23(1)
AItemClk'Aa: 6(3) 24(1)
AItemClk'Ab: 6(3) 8(1) 24(1)
AItemClk'Ac: 6(3) 24(1)
AItemClkEn'a: 8(2) 24(1)
AItemClkEn'b: 8(1)
AltSync': 19(1)
AltData: 19(1)
AltHSync: 19(1)
AltPolarity: 9(1) 12(1) 19(1) 20(1)
AltTTLVideo: 19(1)
AltVideo: 19(2)
AltVSync': 19(1)
AMarginPEn': 9(3) 13(1)
AMarginWindow': 8(1) 9(1)
ANextWCBFlag: 15(1) 23(1)
ANextWCBFlag': 15(1) 16(1)
AOff: 8(2) 9(2) 20(1)
AOn: 8(2) 9(2) 20(1) 23(1)
AReaderPtr.1: 2(1) 3(1) 16(1) 23(1)
AReaderPtr.2: 2(1) 3(1) 16(1) 23(1)
AReaderPtr.3: 2(1) 3(1) 16(1) 23(1)
AReaderPtr.4: 2(1) 3(1) 16(1) 23(1)
AReaderPtr.5: 2(1) 3(1) 23(1)
AReaderPtr.6: 2(1) 3(1) 23(1)
AReaderPtr.7: 2(1) 3(1) 23(1)
AReaderPtrPEn': 2(2) 13(1)
AReadingFifo: 6(1)
AReadingFifo': 2(2) 6(1)
ARes.0: 8(1) 9(1) 23(1)
ARes.1: 8(1) 9(1) 23(1)
AResCounterCO': 8(1)
AScanPEn': 9(2) 13(1)

AServicePtr.1:	2(1)	16(1)	23(1)
AServicePtr.2:	2(1)	16(1)	23(1)
AServicePtr.3:	2(1)	16(1)	23(1)
AServicePtr.4:	2(1)	16(1)	23(1)
ASIB.00:		7(1)	
ASIB.01:		7(1)	
ASIB.02:		7(1)	
ASIB.03:		7(1)	
ASIB.04:		7(1)	
ASIB.05:		7(1)	
ASIB.06:		7(1)	
ASIB.07:		7(1)	
ASIB.08:		7(1)	
ASIB.09:		7(1)	
ASIB.10:		7(1)	
ASIB.11:		7(1)	
ASIB.12:		7(1)	
ASIB.13:		7(1)	
ASIB.14:		7(1)	
ASIB.15:		7(1)	
ASIB.16:		7(1)	
ASIB.17:		7(1)	
ASIB.18:		7(1)	
ASIB.19:		7(1)	
ASIB.20:		7(1)	
ASIB.21:		7(1)	
ASIB.22:		7(1)	
ASIB.23:		7(1)	
ASIB.24:		7(1)	
ASIB.25:		7(1)	
ASIB.26:		7(1)	
ASIB.27:		7(1)	
ASIB.28:		7(1)	
ASIB.29:		7(1)	
ASIB.30:		7(1)	
ASIB.31:		7(1)	
ASize2:	5(1)	8(1)	9(1)
ASize4:	5(1)	8(1)	9(1)
ASize8:	5(2)	8(3)	9(1)
ASize8-4:	8(4)	23(1)	
ASize8-4-2:	8(3)	23(1)	
ASRLoaded:	6(1)		
ASRLoadSync:	6(1)		
AStartChannel':	8(1)	9(1)	
ASTopChannel':	9(2)		
AWantsDWT':	16(3)		
AWantsFifo':	6(3)	24(1)	
AWantsSIB:	6(2)		
AWantsSIB':	6(1)	24(1)	
AWantsStartChannel':		9(1)	
AWidthPEn':	9(3)	13(1)	
AWriterPtr.1:	2(1)	3(1)	23(1)
AWriterPtr.2:	2(1)	3(1)	23(1)
AWriterPtr.3:	2(1)	3(1)	23(1)
AWriterPtr.4:	2(1)	3(1)	23(1)
AWriterPtr.5:	2(1)	3(1)	23(1)
AWriterPtr.6:	2(1)	3(1)	23(1)
AWriterPtr.7:	2(1)	3(1)	23(1)
AWritingFifo':	1(1)	2(2)	
BActive':	11(1)		
BBypass:	9(1)		
BCanReadFifo'!1:		3(1)	
BCanReadFifo'!2:		3(1)	
BCanReadFifo'!3:		6(1)	
BCanReadFifo'!4:		24(1)	
BCurrentWCBFlag:	15(1)	16(1)	23(1)
BCurrentWCBFlag':	15(1)	16(1)	
BEnableFirstRead':	11(1)	12(1)	
BEnableMarginReads':	11(1)	12(2)	
BEnableMSInc':	11(1)	12(1)	
BEnableStartChannel':		12(1)	
BFIB.00:	10(1)		
BFIB.01:	10(1)		
BFIB.02:	10(1)		
BFIB.03:	10(1)		
BFIB.04:	10(1)		

BFIB.05:	10(1)			
BFIB.06:	10(1)			
BFIB.07:	10(1)			
BFIB.08:	10(1)			
BFIB.09:	10(1)			
BFIB.10:	10(1)			
BFIB.11:	10(1)			
BFIB.12:	10(1)			
BFIB.13:	10(1)			
BFIB.14:	10(1)			
BFIB.15:	10(1)			
BFIB.16:	10(1)			
BFIB.17:	10(1)			
BFIB.18:	10(1)			
BFIB.19:	10(1)			
BFIB.20:	10(1)			
BFIB.21:	10(1)			
BFIB.22:	10(1)			
BFIB.23:	10(1)			
BFIB.24:	10(1)			
BFIB.25:	10(1)			
BFIB.26:	10(1)			
BFIB.27:	10(1)			
BFIB.28:	10(1)			
BFIB.29:	10(1)			
BFIB.30:	10(1)			
BFIB.31:	10(1)			
BFifoFull:	16(1)	23(1)		
BFifoNotFull':	16(2)			
BGetsDWT:	16(2)			
BGetsDWT':	16(2)			
BHasDWT:	2(1)	15(2)	16(1)	
BHasDWT':	2(1)	15(2)	16(3)	
BIncrementSP':	2(1)			
BItem.0:	11(1)	19(1)	20(1)	23(1)
BItem.1:	11(1)	23(1)		
BItem.2:	11(1)	23(1)		
BItem.3:	11(1)	23(1)		
BItem.4:	11(1)	23(1)		
BItem.5:	11(1)	23(1)		
BItem.6:	11(1)	23(1)		
BItem.7:	11(1)	23(1)		
BItemClk'Aa:	6(3)	24(1)		
BItemClk'Ab:	6(3)	11(1)	24(1)	
BItemClk'Ac:	6(3)	24(1)		
BItemClkEn'a:	11(2)	24(1)		
BItemClkEn'b:	11(1)			
Block!:	16(1)			
Blocked':	16(2)			
BMarginPEn':	12(3)	13(1)		
BMarginWindow':	11(1)	12(1)		
BNextWCBFlag:	15(1)	23(1)		
BNextWCBFlag':	15(1)	16(1)		
BNTGtCT'b!:	16(1)			
BOff:	11(2)	12(2)		
BOn:	11(2)	12(2)	20(1)	23(1)
BReaderPtr.1:	2(1)	3(1)	16(1)	23(1)
BReaderPtr.2:	2(1)	3(1)	16(1)	23(1)
BReaderPtr.3:	2(1)	3(1)	16(1)	23(1)
BReaderPtr.4:	2(1)	3(1)	16(1)	23(1)
BReaderPtr.5:	2(1)	3(1)	23(1)	
BReaderPtr.6:	2(1)	3(1)	23(1)	
BReaderPtr.7:	2(1)	3(1)	23(1)	
BReaderPtrPEn':	2(2)	13(1)		
BReadingFifo:	6(1)			
BReadingFifo':	2(2)	6(1)		
BRes.0:	11(1)	12(1)	23(1)	
BRes.1:	11(1)	12(1)	23(1)	
BResCounterCO':	11(1)			
BScanPEn':	12(2)	13(1)		
BServicePtr.1:	2(1)	16(1)	23(1)	
BServicePtr.2:	2(1)	16(1)	23(1)	
BServicePtr.3:	2(1)	16(1)	23(1)	
BServicePtr.4:	2(1)	16(1)	23(1)	
BSIB.00:	10(1)			
BSIB.01:	10(1)			

BSIB.02:	10(1)		
BSIB.03:	10(1)		
BSIB.04:	10(1)		
BSIB.05:	10(1)		
BSIB.06:	10(1)		
BSIB.07:	10(1)		
BSIB.08:	10(1)		
BSIB.09:	10(1)		
BSIB.10:	10(1)		
BSIB.11:	10(1)		
BSIB.12:	10(1)		
BSIB.13:	10(1)		
BSIB.14:	10(1)		
BSIB.15:	10(1)		
BSIB.16:	10(1)		
BSIB.17:	10(1)		
BSIB.18:	10(1)		
BSIB.19:	10(1)		
BSIB.20:	10(1)		
BSIB.21:	10(1)		
BSIB.22:	10(1)		
BSIB.23:	10(1)		
BSIB.24:	10(1)		
BSIB.25:	10(1)		
BSIB.26:	10(1)		
BSIB.27:	10(1)		
BSIB.28:	10(1)		
BSIB.29:	10(1)		
BSIB.30:	10(1)		
BSIB.31:	10(1)		
BSIZE2:	5(1)	11(1)	12(1)
BSIZE4:	5(1)	11(1)	12(1)
BSIZE8:	5(2)	11(3)	12(1) 23(1)
BSIZE8-4:	11(4)	23(1)	
BSIZE8-4-2:	11(3)	23(1)	
BSRLoaded:	6(1)		
BSRLoadSync:	6(1)		
BStartChannel':	11(1)	12(1)	
BStopChannel':	12(2)		
BWantsDWT:	16(2)		
BWantsDWT':	16(1)		
BWantsFifo':	6(3)	24(1)	
BWantsSIB:	6(2)		
BWantsSIB':	6(1)	24(1)	
BWantsStartChannel':	12(1)		
BWidthPEn':	12(3)	13(1)	
BWriterPtr.1:	2(1)	3(1)	23(1)
BWriterPtr.2:	2(1)	3(1)	23(1)
BWriterPtr.3:	2(1)	3(1)	23(1)
BWriterPtr.4:	2(1)	3(1)	23(1)
BWriterPtr.5:	2(1)	3(1)	23(1)
BWriterPtr.6:	2(1)	3(1)	23(1)
BWriterPtr.7:	2(1)	3(1)	23(1)
BWritingFifo':	1(1)	2(2)	3(1)
CBBlank:	19(1)	20(2)	21(2)
ClearHRamAddr:	14(4)		
CLK.display':	25(1)		
clk0'Aa:	13(1)	24(1)	
clk0'Ab:	16(1)	24(1)	
clk0'Da:	1(1)	24(1)	
clk0'Db:	1(1)	24(1)	
clk0'Dc:	1(1)	24(1)	
clk1'Aa:	18(1)	24(1)	
clk1'Ab:	18(1)	24(1)	
clk1'Ca:	2(2)	24(1)	
clk1'Cb:	16(2)	24(1)	
clk1'Cc:	15(1)	18(1)	24(1)
clk1'Da:	1(2)	24(1)	
clk1'Db:	1(1)	24(1)	
clk1'Dc:	14(1)	16(2)	24(1)
clk2'Aa:	6(1)	24(1)	
clk2'Ab:	6(1)	24(1)	
clk2'Da:	3(1)	24(1)	
clk2'Db:	3(1)	24(1)	
clk2'Dc:	3(2)	24(1)	
CLKEnable'b!:	25(1)		

C1kHRamAddr':	14(3)		
C1kHRamAddr'%:	24(1)		
CountAMarg':	9(1)		
CountBMarg':	12(1)		
CountHRamAddr':	14(2)		
Crystal:	25(1)		
Crystal!:	25(1)		
CSync:	19(1)	21(2)	
CurFlagClk1':	15(1)	24(1)	
CurSize.0!1:	5(8)		
CurSize.0!2:	5(1)		
CurSize.0!3:	5(7)		
CurSize.1!1:	5(8)		
CurSize.1!2:	5(1)		
CurSize.1!3:	5(7)		
CursorData:	17(1)	19(1)	20(1)
CursorHiPEn':	13(1)	17(3)	
CursorLoPEn':	13(1)	17(3)	
CursorWindow:	17(2)		
CursorWindow':	17(3)		
CursorXPEn':	13(1)	17(3)	
CurTaskIsDWT':	16(3)		
dAItem.0:	7(1)	8(1)	
dAItem.1:	6(1)	7(1)	8(1)
dAItem.2:	6(1)	7(1)	8(1)
dAItem.3:	6(1)	7(1)	8(1)
dAItem.4:	6(1)	7(1)	8(1)
dAItem.5:	6(1)	7(1)	8(1)
dAItem.6:	6(1)	7(1)	8(1)
dAItem.7:	6(1)	7(1)	8(1)
dAItemClkEn':	8(2)		
dBItem.0:	10(1)	11(1)	
dBItem.1:	6(1)	10(1)	11(1)
dBItem.2:	6(1)	10(1)	11(1)
dBItem.3:	6(1)	10(1)	11(1)
dBItem.4:	6(1)	10(1)	11(1)
dBItem.5:	6(1)	10(1)	11(1)
dBItem.6:	6(1)	10(1)	11(1)
dBItem.7:	6(1)	10(1)	11(1)
dBItemClkEn':	11(2)		
dDAC.0:	20(2)		
dDAC.1:	20(2)		
dDAC.2:	20(2)		
dDAC.3:	20(2)		
dDAC.4:	20(2)		
dDAC.5:	20(2)		
dDAC.6:	20(2)		
dDAC.7:	20(2)		
dDACEn':	14(1)	20(2)	
DDCDMD.01:	22(1)	23(1)	
DDCDMD.02:	22(1)	23(1)	
DDCDMD.03:	22(1)	23(1)	
DDCDMD.04:	22(1)	23(1)	
DDCReset:	2(6)	9(1)	15(4) 22(1)
DDCTIOA.00:	18(1)	23(1)	
DDCTIOA.01:	18(1)	23(1)	
DDCTIOA.02:	18(1)	23(1)	
DDCTIOA.03:	18(1)	23(1)	
DDCTIOA.04:	18(1)	23(1)	
dDMuxData:	22(2)		
dDMuxData':	22(2)		
dFIB.01:	5(1)	7(1)	10(1)
dFIB.02:	5(1)	7(1)	10(1)
dFIB.03:	5(1)	7(1)	10(1)
dFIB.04:	5(1)	7(1)	10(1)
dFIB.05:	5(1)	7(1)	10(1)
dFIB.06:	5(1)	7(1)	10(1)
dFIB.07:	5(1)	7(1)	10(1)
dFIB.08:	5(1)	7(1)	10(1)
dFIB.09:	5(1)	7(1)	10(1)
dFIB.10:	5(1)	7(1)	10(1)
dFIB.11:	5(1)	7(1)	10(1)
dFIB.12:	5(1)	7(1)	10(1)
dFIB.13:	5(1)	7(1)	10(1)
dFIB.14:	5(1)	7(1)	10(1)
dFIB.15:	5(1)	7(1)	10(1)

dFIB.16:	5(1)	7(1)	10(1)
dFIB.17:	5(1)	7(1)	10(1)
dFIB.18:	5(1)	7(1)	10(1)
dFIB.19:	5(1)	7(1)	10(1)
dFIB.20:	5(1)	7(1)	10(1)
dFIB.21:	5(1)	7(1)	10(1)
dFIB.22:	5(1)	7(1)	10(1)
dFIB.23:	5(1)	7(1)	10(1)
dFIB.24:	5(1)	7(1)	10(1)
dFIB.25:	5(1)	7(1)	10(1)
dFIB.26:	5(1)	7(1)	10(1)
dFIB.27:	5(1)	7(1)	10(1)
dFIB.28:	5(1)	7(1)	10(1)
dFIB.29:	5(1)	7(1)	10(1)
dFIB.30:	5(1)	7(1)	10(1)
DHTFlagCommand':	15(2)	18(1)	
DHTShutUp:	13(1)	22(1)	
DHTWantsProc':	13(2)		
dHWindow':	13(1)	14(1)	
dIOB.15:	18(1)	22(1)	
dIOB.17:	18(1)	22(1)	
DMD.01:	22(3)		
DMD.02:	22(3)		
DMD.03:	22(3)		
DMD.04:	22(3)		
DMD.05:	22(3)		
DMD.06:	22(3)		
DMD.07:	22(3)		
DMD.08:	22(3)		
DMD.09:	22(3)		
DMD.10:	22(3)		
DMD.11:	22(3)		
DMuxClk!:	22(1)		
DMuxData!:	22(2)		
DoradoHashRam:	13(1)	14(3)	24(1)
DoradoHashRam':	14(3)		
dVBlank:	9(1)		
DWTCommand':	2(1)	15(1)	18(1) 24(1)
DWTMaybeInitiating':		16(1)	
DWTReallyBlocked:		16(2)	
DWTReallyBlocked':		16(3)	
DWTReallyInitiated':		16(1)	
DWTShutUp:	16(3)	22(1)	
DWTTask.0:	1(1)	16(1)	23(1)
DWTTask.1:	1(1)	16(1)	23(1)
DWTTask.2:	1(1)	16(1)	23(1)
DWTTask.3:	1(1)	16(1)	23(1)
DWTWantsProc:	16(2)		
EvenField:	9(1)	14(1)	
EvenReg.00:	1(1)	4(1)	
EvenReg.01:	1(1)	4(1)	
EvenReg.02:	1(1)	4(1)	
EvenReg.03:	1(1)	4(1)	
EvenReg.04:	1(1)	4(1)	
EvenReg.05:	1(1)	4(1)	
EvenReg.06:	1(1)	4(1)	
EvenReg.07:	1(1)	4(1)	
EvenReg.08:	1(1)	4(1)	
EvenReg.09:	1(1)	4(1)	
EvenReg.10:	1(1)	4(1)	
EvenReg.11:	1(1)	4(1)	
EvenReg.12:	1(1)	4(1)	
EvenReg.13:	1(1)	4(1)	
EvenReg.14:	1(1)	4(1)	
EvenReg.15:	1(1)	4(1)	
FakePixelClk:	22(1)	25(1)	
FH'!1:	3(1)		
FH'!2:	3(1)		
FH'!3:	24(1)		
FH'!4:	3(1)		
FH'!5:	3(1)		
FH'!6:	3(1)		
Fifo.00:	4(1)	7(1)	10(1)
Fifo.01:	4(1)	5(4)	
Fifo.02:	4(1)	5(4)	
Fifo.03:	4(1)	5(4)	

Fifo.04:	4(1)	5(4)
Fifo.05:	4(1)	5(4)
Fifo.06:	4(1)	5(4)
Fifo.07:	4(1)	5(4)
Fifo.08:	4(1)	5(4)
Fifo.09:	4(1)	5(4)
Fifo.10:	4(1)	5(4)
Fifo.11:	4(1)	5(4)
Fifo.12:	4(1)	5(4)
Fifo.13:	4(1)	5(4)
Fifo.14:	4(1)	5(4)
Fifo.15:	4(1)	5(4)
Fifo.16:	4(1)	5(4)
Fifo.17:	4(1)	5(4)
Fifo.18:	4(1)	5(4)
Fifo.19:	4(1)	5(4)
Fifo.20:	4(1)	5(4)
Fifo.21:	4(1)	5(4)
Fifo.22:	4(1)	5(4)
Fifo.23:	4(1)	5(4)
Fifo.24:	4(1)	5(4)
Fifo.25:	4(1)	5(4)
Fifo.26:	4(1)	5(4)
Fifo.27:	4(1)	5(4)
Fifo.28:	4(1)	5(4)
Fifo.29:	4(1)	5(4)
Fifo.30:	4(1)	5(4)
Fifo.31:	4(1)	7(1) 10(1)
FifoAddr.0!1:	4(2)	
FifoAddr.0!2:	3(1)	
FifoAddr.0!3:	4(2)	
FifoAddr.0'!1:	4(2)	
FifoAddr.0'!2:	3(1)	
FifoAddr.0'!3:	4(2)	
FifoAddr.1!1:	4(2)	
FifoAddr.1!2:	3(1)	
FifoAddr.1!3:	4(2)	
FifoAddr.1'!1:	4(2)	
FifoAddr.1'!2:	3(1)	
FifoAddr.1'!3:	4(2)	
FifoAddr.2!1:	4(2)	
FifoAddr.2!2:	3(1)	
FifoAddr.2!3:	4(2)	
FifoAddr.2'!1:	4(2)	
FifoAddr.2'!2:	3(1)	
FifoAddr.2'!3:	4(2)	
FifoAddr.3!1:	4(2)	
FifoAddr.3!2:	3(1)	
FifoAddr.3!3:	4(2)	
FifoAddr.3'!1:	4(2)	
FifoAddr.3'!2:	3(1)	
FifoAddr.3'!3:	4(2)	
FifoAddr.4!1:	4(2)	
FifoAddr.4!2:	3(1)	
FifoAddr.4!3:	4(2)	
FifoAddr.4'!1:	4(2)	
FifoAddr.4'!2:	3(1)	
FifoAddr.4'!3:	4(2)	
FifoAddr.5!1:	4(2)	
FifoAddr.5!2:	3(1)	
FifoAddr.5!3:	4(2)	
FifoAddr.5'!1:	4(2)	
FifoAddr.5'!2:	3(1)	
FifoAddr.5'!3:	4(2)	
FifoAddr.6!1:	4(2)	
FifoAddr.6!2:	3(1)	
FifoAddr.6!3:	4(2)	
FifoAddr.6'!1:	4(2)	
FifoAddr.6'!2:	3(1)	
FifoAddr.6'!3:	4(2)	
FifoAddr.7!1:	4(2)	
FifoAddr.7!2:	3(1)	
FifoAddr.7!3:	4(2)	
FifoAddr.7'!1:	4(2)	
FifoAddr.7'!2:	3(1)	
FifoAddr.7'!3:	4(2)	

FilterVEE: 20(2)
ForceClkBLow: 21(1)
Fout.00: 1(1)
Fout.00!: 1(1)
Fout.01: 1(1)
Fout.01!: 1(1)
Fout.02: 1(1)
Fout.02!: 1(1)
Fout.03: 1(1)
Fout.03!: 1(1)
Fout.04: 1(1)
Fout.04!: 1(1)
Fout.05: 1(1)
Fout.05!: 1(1)
Fout.06: 1(1)
Fout.06!: 1(1)
Fout.07: 1(1)
Fout.07!: 1(1)
Fout.08: 1(1)
Fout.08!: 1(1)
Fout.09: 1(1)
Fout.09!: 1(1)
Fout.10: 1(1)
Fout.10!: 1(1)
Fout.11: 1(1)
Fout.11!: 1(1)
Fout.12: 1(1)
Fout.12!: 1(1)
Fout.13: 1(1)
Fout.13!: 1(1)
Fout.14: 1(1)
Fout.14!: 1(1)
Fout.15: 1(1)
Fout.15!: 1(1)
FoutNext!: 1(1)
FoutSubTask.0!: 1(1)
FoutTask.0!: 1(1)
FoutTask.1!: 1(1)
FoutTask.2!: 1(1)
FoutTask.3!: 1(1)
FoutTaskIsDWT': 1(1) 24(2)
FoutTaskSaysDWT': 1(1)
Gnd: 1(1) 2(1) 3(1) 4(1) 5(1) 6(1)
7(1) 8(1) 9(1) 10(1) 11(1) 12(1)
13(1) 14(1) 15(1) 16(1) 17(1) 18(1)
19(1) 20(1) 21(1) 22(1) 23(1) 24(1)
25(1)
GND: 20(1)
GNDFour: 20(9)
HalfLine: 14(2)
HBlank: 14(1) 19(1)
Held: 16(2)
Held': 16(1)
HRamAddr.01: 14(4)
HRamAddr.02: 14(4)
HRamAddr.03: 14(4)
HRamAddr.04: 14(4)
HRamAddr.05: 14(4)
HRamAddr.06: 14(4)
HRamAddr.07: 14(4)
HRamAddr.08: 14(4)
HRamAddr.09: 14(4)
HRamAddr.10!1: 14(3)
HRamAddr.10!2: 14(1)
HRamAddr.10!3: 21(1)
HRamAddr.11: 14(1)
HRamCommand': 14(3) 18(1)
HRamWE: 14(2)
HRamWE': 14(4)
HSync: 14(2) 19(1) 21(1)
HSync': 14(1) 21(1)
HWindow!1: 24(1)
HWindow!2: 13(1)
HWindow!3: 9(1) 12(1)
HWindow!4: 12(1) 24(1)
HWindow!5: 9(1)

HWwindow': 13(5) 17(1) 24(1)
IgnoreCommands: 18(2)
IgnoreProca: 24(1)
IgnoreProca%: 25(1)
IgnoreProcb: 18(1)
IgnoreProcb%: 25(1)
IncrementWPtr'a: 2(2) 24(1)
IncrementWPtr'b: 2(2) 24(1)
IOB.00: 18(1)
IOB.00!: 18(1)
IOB.01!: 18(1)
IOB.02!: 18(1)
IOB.03!: 18(1)
IOB.04!: 18(1)
IOB.05!: 18(1)
IOB.06!: 18(1)
IOB.07!: 18(1)
IOB.08!: 18(1)
IOB.09!: 18(1)
IOB.10!: 18(1)
IOB.11!: 18(1)
IOB.12!: 18(1)
IOB.13!: 18(1)
IOB.14!: 18(1)
IOB.15: 18(1)
IOB.15!: 18(1)
IOB.16!: 18(1)
IOB.17!: 18(1)
IOHold!: 16(1)
IOIn'!: 18(1)
IOOut!: 18(1)
IOReset: 14(1)
IOReset!: 22(1)
IOOut-: 20(2)
KeyboardData: 21(1)
kHWwindow': 13(3)
KillDWTWakeup: 16(2)
LastIsDWT: 16(3)
LdHRamAddr': 14(4)
LoadAFIB'a: 6(3) 24(1)
LoadAFIB'b: 6(2) 24(1)
LoadAFIB'c: 6(2) 24(1)
LoadASIB'a: 6(2)
LoadASIB'a%: 24(1)
LoadASIB'b: 6(2)
LoadASIB'b%: 24(1)
LoadASIB'c: 6(2)
LoadASIB'c%: 24(1)
LoadASR'!1: 6(1)
LoadASR'!10: 6(1)
LoadASR'!11: 6(1)
LoadASR'!12: 6(1)
LoadASR'!2: 6(1)
LoadASR'!3: 6(1)
LoadASR'!4: 6(1)
LoadASR'!5: 6(1)
LoadASR'!6: 6(1)
LoadASR'!7: 8(1)
LoadASR'!8: 8(1)
LoadASR'!9: 8(1)
LoadBFIB'a: 6(3) 24(1)
LoadBFIB'b: 6(3) 24(1)
LoadBFIB'c: 6(2) 24(1)
LoadBSIB'a: 6(2)
LoadBSIB'a%: 24(1)
LoadBSIB'b: 6(2)
LoadBSIB'b%: 24(1)
LoadBSIB'c: 6(2)
LoadBSIB'c%: 24(1)
LoadBSR'!1: 6(1)
LoadBSR'!10: 6(1)
LoadBSR'!11: 6(1)
LoadBSR'!12: 6(1)
LoadBSR'!2: 6(1)
LoadBSR'!3: 6(1)
LoadBSR'!4: 6(1)

LoadBSR'!5: 6(1)
LoadBSR'!6: 6(1)
LoadBSR'!7: 11(1)
LoadBSR'!8: 11(1)
LoadBSR'!9: 11(1)
MemC1kEnable'a!: 25(1)
MemSH'!: 25(1)
MidasEn': 22(1)
MiniMix.0: 20(1) 21(1)
MiniMix.0': 21(2)
MiniMix.1: 20(1)
MiniMix.2: 20(1)
MiniMix.3: 20(1)
MiniMixCommand': 18(1) 20(2) 24(1)
MixerModePEn': 9(1) 13(1)
MufAddr.05: 22(1) 23(8)
MufAddr.05': 22(1) 23(1)
MufAddr.06: 22(2)
MufAddr.07: 22(2)
MufAddr.08: 22(2)
MufAddr.09: 22(1) 23(9)
MufAddr.10: 22(1) 23(9)
MufAddr.11: 22(1) 23(9)
MufData.0: 22(1) 23(2)
MufData.1: 22(1) 23(1)
MufData.2: 22(1) 23(1)
MufData.3: 22(1) 23(1)
MufData.4: 22(1) 23(1)
MufData.5: 22(1) 23(1)
MufData.6: 22(1) 23(1)
MufData.7: 22(1) 23(1)
Next.0!: 16(1)
Next.1!: 16(1)
Next.2!: 16(1)
Next.3!: 16(1)
NextSaysDWT': 16(3)
NextWasDWT': 16(2)
Nib1C1k': 21(1)
NLCB.04: 9(2) 12(2) 13(1) 17(1)
NLCB.05: 9(2) 12(2) 13(1) 17(1)
NLCB.06: 9(2) 12(2) 13(1) 17(1)
NLCB.07: 9(2) 12(2) 13(1) 17(1)
NLCB.08: 2(2) 9(3) 12(3) 13(1) 17(3)
NLCB.09: 2(2) 9(3) 12(3) 13(1) 17(3)
NLCB.10: 2(2) 9(3) 12(3) 13(1) 17(3)
NLCB.11: 2(2) 9(3) 12(3) 13(1) 17(3)
NLCB.12: 2(2) 9(5) 12(3) 13(1) 17(3)
NLCB.13: 2(2) 9(5) 12(3) 13(1) 17(3)
NLCB.14: 2(2) 9(5) 12(3) 13(1) 17(3)
NLCB.15: 9(5) 12(3) 13(1) 17(3)
NLCBAddr.0: 13(6)
NLCBAddr.0': 13(1)
NLCBAddr.1: 13(7)
NLCBAddr.2: 13(7)
NLCBAddr.3: 13(7)
NLCBCommand': 13(1) 18(1) 24(1)
OddField: 9(1) 14(1)
OddReg.00: 1(1) 4(1)
OddReg.01: 1(1) 4(1)
OddReg.02: 1(1) 4(1)
OddReg.03: 1(1) 4(1)
OddReg.04: 1(1) 4(1)
OddReg.05: 1(1) 4(1)
OddReg.06: 1(1) 4(1)
OddReg.07: 1(1) 4(1)
OddReg.08: 1(1) 4(1)
OddReg.09: 1(1) 4(1)
OddReg.10: 1(1) 4(1)
OddReg.11: 1(1) 4(1)
OddReg.12: 1(1) 4(1)
OddReg.13: 1(1) 4(1)
OddReg.14: 1(1) 4(1)
OddReg.15: 1(1) 4(1)
OIS1kA: 21(1)
OIS1kA!: 21(1)
OIS1kA': 21(1)

OISClkA'!:	21(1)
OISClkB:	21(1)
OISClkB!:	21(1)
OISClkB'!:	21(1)
OISData.0:	21(1)
OISData.0!:	21(1)
OISData.0'!:	21(1)
OISData.1:	21(1)
OISData.1!:	21(1)
OISData.1'!:	21(1)
OISData.2:	21(1)
OISData.2!:	21(1)
OISData.2'!:	21(1)
OISData.2'!:	21(1)
OISData.3:	21(1)
OISData.3!:	21(1)
OISData.3'!:	21(1)
OISData.3'!:	21(1)
OISRcvdData:	18(1) 21(1)
OISRcvdData':	18(1) 21(1)
PC/2ClkEn'!:	14(2) 24(1)
PixelClk'Aa:	8(1) 11(1) 21(1) 24(1)
PixelClk'Ab:	20(2) 24(1)
PixelClk'Ac:	8(1) 21(1) 24(1)
PixelClk'Ba:	9(2) 12(1) 24(1)
PixelClk'Bb:	9(2) 12(2) 24(1)
PixelClk'Bc:	9(2) 12(2) 24(1)
PixelClk'Bd:	9(1) 12(1) 14(2) 24(1)
PixelClk'Be:	17(4) 24(1)
PixelClk'Bf:	17(3) 24(1)
PixelClk/2'Ba:	9(2) 12(1) 13(1) 24(1)
PixelClk/2'Bb:	9(2) 12(1) 24(1)
PixelClk/2'Bc:	13(1) 24(1)
PixelClkVCO:	25(1)
prec1k0'A:	24(1)
prec1k0'A%:	25(1)
prec1k0'C:	24(3)
prec1k0'C%:	25(1)
prec1k0'D:	24(2)
prec1k0'D%:	25(1)
prec1k1'A:	24(2)
prec1k1'A%:	25(1)
prec1k1'Ba:	24(1)
prec1k1'Ba%:	25(1)
prec1k1'Bb:	24(2)
prec1k1'Bb%:	25(1)
prec1k1'C:	24(1)
prec1k1'C%:	25(1)
prec1k1'Da:	24(2)
prec1k1'Da%:	25(1)
prec1k1'Db:	24(2)
prec1k1'Db%:	25(1)
prec1k2'A:	24(1)
prec1k2'A%:	25(1)
prec1k2'C:	24(2)
prec1k2'C%:	25(1)
prec1k2'Da:	24(1)
prec1k2'Da%:	25(1)
prec1k2'Db:	24(1)
prec1k2'Db%:	25(1)
preFH'!:	25(1)
preFH'%:	25(1)
preHalfLine:	14(1)
preHBlank:	14(1)
preHSync:	14(1)
prePixelClk'Aa:	24(1)
prePixelClk'Aa%:	25(1)
prePixelClk'Ab:	24(2)
prePixelClk'Ab%:	25(1)
prePixelClk'Ba:	24(1)
prePixelClk'Ba%:	25(1)
prePixelClk'Bb:	24(2)
prePixelClk'Bb%:	25(1)

prePixelClk'Da: 24(1)
prePixelClk'Da%: 25(1)
prePixelClk'Db: 24(1)
prePixelClk'Db%: 25(1)
prepreclk2'a: 25(1)
prepreclk2'a%: 25(1)
prepreclk2'b: 25(1)
prepreclk2'b%: 25(1)
prepreclk2'c: 14(1) 25(1)
prepreclk2'c%: 25(1)
prepreFH': 25(1)
prepreFH%: 25(1)
preprePixelClk': 25(1)
preprePixelClk%: 25(1)
preSH'a: 25(1)
preSH'a%: 25(1)
preSH'b: 24(1)
preSH'b%: 25(1)
ProcClk0'a: 16(1) 24(1)
ProcClk0'b: 16(1) 24(1)
ProcClk0'c: 16(1) 24(1)
RamHBlank: 14(2) 21(1)
RamHSync: 14(2)
RawPixelClk: 25(2)
ReaderPtrClk': 2(4)
ReaderPtrClk%: 24(1)
RegVCC: 20(4)
RepeatingLast: 16(3)
RepeatingLast': 16(2)
RIOB.00: 13(1) 14(1) 18(1) 20(1)
RIOB.01: 13(1) 14(2) 18(1) 20(1) 22(1)
RIOB.02: 13(1) 18(1) 20(1) 22(1)
RIOB.02': 14(1) 18(1)
RIOB.03: 13(1) 18(1) 20(1) 22(1)
RIOB.04: 13(1) 18(1) 20(1) 22(1)
RIOB.05: 13(1) 14(1) 18(1) 20(1) 22(1)
RIOB.06: 13(1) 14(1) 18(1) 20(1) 22(1)
RIOB.07: 13(1) 14(1) 18(1) 20(1) 22(1)
RIOB.08: 13(1) 14(1) 18(1) 22(1)
RIOB.09: 13(1) 14(1) 18(1) 22(1)
RIOB.10: 13(1) 14(1) 18(1) 22(1)
RIOB.11: 13(1) 14(1) 18(1) 22(1) 24(1)
RIOB.11': 2(1) 18(1)
RIOB.12: 13(1) 14(1) 18(1) 20(1)
RIOB.13: 13(1) 14(2) 18(1) 20(1)
RIOB.13': 15(1) 18(1)
RIOB.14: 13(1) 14(2) 18(1) 20(1) 22(1)
RIOB.14': 15(1) 18(1)
RIOB.15!1: 13(1) 20(1) 22(1)
RIOB.15!2%: 18(1)
RIOB.15!3: 18(1)
RIOB.15!4: 14(1)
RIOB.15!5: 14(1) 15(2)
RIOB.15': 15(4) 18(1)
RIOBclk1'a: 18(1) 24(1)
RIOBclk1'b: 18(1) 24(1)
RIOBclk1'c: 18(1) 24(1)
RIOOut': 18(1) 24(1)
SelectChannelA: 3(5)
SH'!1: 3(1)
SH'!2: 24(1)
SH'!3: 6(2)
StaticsClk1'a: 22(1) 24(1)
StaticsClk1'b: 22(1) 24(1)
StaticsCommand': 18(1) 22(1) 24(1)
StopCursorCount: 17(2)
StopWakeCount: 16(2)
SubTask.0!: 16(1)
TIOA.0!: 18(1)
TIOA.1!: 18(1)
TIOA.2!: 18(1)
TIOA.3!: 18(1)
TIOA.4!: 18(1)
TIOA.5!: 18(1)
TIOA.6!: 18(1)
TIOA.7!: 18(1)

TIOADly.00:	18(2)					
TIOADly.01:	18(2)					
TIOADly.02:	18(2)					
TIOADly.03:	18(2)					
TIOADly.04:	18(2)					
TIOADly.05:	18(3)					
TIOADly.06:	18(3)					
TIOADly.07:	18(3)					
TIOASaysDDC'!1:	18(1)					
TIOASaysDDC'!2:	18(1)					
TIOASaysDDC'!3:	18(1)					
TIOASaysDDC'!4:	24(1)					
True:	2(6)	3(1)	6(2)	8(2)	9(4)	11(2)
	12(2)	13(2)	14(2)	20(2)	21(5)	23(4)
ttlCSync:	19(1)					
ttlHSync' :	19(1)					
ttlVideo:	19(1)					
ttlVSync:	19(1)					
UseFakePixelClk:		22(1)	25(1)			
VBB1:	19(5)					
VBlank:	9(1)	19(1)				
VComp:	20(2)					
VCWPEn' :	9(1)	13(1)				
VDD:	20(1)					
VEE:	20(1)	21(2)				
VRef+:	20(2)					
VRef-:	20(2)					
VSync:	14(1)	21(1)	22(1)			
VSync' :	14(1)	19(1)	21(1)			
VSyncEn:	9(1)	14(1)				
WakeDHT:	13(2)					
WakeDWT:	16(1)					
WakeupWait.0:	16(1)	23(1)				
WakeupWait.1:	16(1)	23(1)				
WakeupWait.2:	16(1)	23(1)				
WakeupWait.3:	16(1)	23(1)				
Whatever:	19(15)	20(3)				
WriteFifo'a:	4(2)	24(1)				
WriteFifo'b:	4(2)	24(1)				
WriteFifo'c:	4(2)	24(1)				
WriteFifo'd:	4(2)	24(1)				
WriteHRam' :	14(1)					
WriteInProgress' :		1(1)	24(2)			
WriteMinMix' :	20(1)	24(1)				
WriteNLCB'a:	13(1)	24(1)				
WriteNLCB'b:	13(1)	24(1)				
WriteNLCB'c:	13(1)	24(1)				
XHsync:	14(1)					
XSyncEn:	14(1)	22(1)				
XSyncEn' :	14(1)	22(1)				